This paper addresses problems in testing scannable sequential circuits for delay faults. Modifications to improve circuit controllability and observability for the testing of delay faults are implemented efficiently in a scan cell design. A lay-out on a gate array has been designed and evaluated for this scan cell.
Introduction
As the timing of VLSI-circuit designs becomes more optimized, their sensitivity to timing failures due to delay faults increases. To prevent performance reduction in reliability and speed, circuits must be tested against delay faults. Testing a delay fault in a combinational circuit can be done by supplying two successive vectors of values, called the initial and the final vector, to the inputs of the circuit under test (CUT) and observing the behaviour at the outputs. The CUT contains a delay fault if any output does not stabilize to its correct value within one operational clock period after the supply of the final vector. The combinational part of a sequential circuit can be tested similarly. In this case, however, parts of the initial and the final vector must be supplied at the state register outputs, and part of the observation must take place at the state register inputs. For static fault testing these tasks are commonly eased by using a scan path. This paper addresses the problems faced when a scan path is to be used for delay fault testing. After a discussion of problems in Section 2 and possible solutions in Section 3 we will present in Section 4 a scan cell design that provides enhanced delay fault testability with minimal overhead in area and control signal lines.
Delay fault testing using a scan path

circuit controllability
If a scan path is used to for delay fault testing, many intermediate states may occur at the inputs of the combinational part of the circuit before the desired initial vector changes to the final vector at these inputs. With respect to the test these intermediate states must be interpreted as hazards that may invalidate the test. To avoid test invalidation the appearance of these hazards must be prevented. Obtaining the final vector from the initial vector by shifting only one position guarantees a hazard free transition, but this imposes severe restrictions on possible combinations of initial and final vectors [l], which make a conventional scan path unsuitable for delay fault testing. In [ l ] a modified scan cell is proposed that circumvents the hazard problem by allowing to invert each bit in stead of shifting. This increases the number of testable delay faults, but still imposes restrictions on input vectors. In 121 an extra slave latch is added to a Level Sensitive Scan Design (LSSD) scan cell, which is operated by a separate clock. In Section 3 we'll propose to modify the scan cell design by adding a slave latch clocked by the system clock and controlling the clocking of the regular slave latch by a multiplexer.
circuit observability
Observation of the CUT is often done by sampling its output values at the end of the clock period. However, observation of a correct signal value does not guarantee absence of a delay fault, as the presence of a hazard after the sampling time invalidates the test result. Although test invalidation can sometimes be prevented by using robust tests, generally a majority of delay faults cannot be tested robustly, so that non-robust tests must be used 14/51. One way to prevent test invalidation for non-robust tests is to monitor the CUT output values for stability after the end of the clock period. The absence of instability for a long period combined with a correct sampled value suggests the gates under test to be free of delay faults. Monitoring enables us to collect accurate test results using nonrobust tests. In section 3 we'll propose to add instability sensing circuitry to scan cell designs to increase fault coverage and aid diagnosis. 
test timing
To enable a sharp discrimination between the faulty and the fault free case the timing of delay fault tests must be precise. The timing of scan paths however is generally slow and uncertain, because the data paths between scan cells can be long and have low priority in optimization. Therefore the timing of the test should not rely on the timing of the scan path. In the design presented in section 4 the time critical events are controlled locally, independent from the scan path, to achieve optimal accuracy.
clock-a 
a hazard free scan cell
To provide a race free scan register cell (SRC) two memory elements (latches) are necessary, commonly called 'master' and 'slave'. Shifting data through the scan path is done by clocking master data into slaves alternated by clocking slave data into masters. If the SRC is to be used in an environment where transitions on the output to the system during shifting are con-~
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sidered to be harmful hazards, each output value is to be held by an additional memory element. This means at least three memory elements are necessary to provide a race and hazard free scan cell. Fig. 1 shows some hazard free SRCs. Fig. l 
instability sensing
Instability in a signal during a time interval can be detected either by detecting the transition that causes it, or by detecting that both a logic 0 as well as a logic 1 have been present during the interval. Fig. 2 presents circuits using either one of these principles. The circuit in fig. 2a relies on the short circuit current flowing in a CMOS circuit during a transition 161. This current discharges the node that is charged when the circuit is reset. The discharging of the node can be sensed by a sense amplifier. The circuits in fig. 2b and 2c detect instability by identifying both signal levels to have been present during some interval. Both use two setreset flip-flops to record the presence of logic levels during the interval. The flip-flops of fig. 2c are implemented dynamically around circuit nodes that can be charged and discharged. In each circuit one flip-flop is used to detect a logic 1 and the other to detect a logic 0 on the smse input. If both logic levels were present, an instability is detected. Although the circuit in fig. 2a is small compared to that of fig. 2b and 2c , it has the disadvantage of being critically dependent on parasitic effects. Simulations show that due to capacitive crosstalk the circuit does not operate properly. Moreover this circuit is only realizable in CMOS. In our design we'll use the circuit of fig 2c, that is compact and reliable for the short period of time that hazard data need be stored. 4. An enhanced scan cell design Fig. 3 shows a scan cell design that combines the hazard free scanning mechanism and the instability sensing circuitry in a way that minimizes overhead in area and signal lines. The scan cell is built around the shift register cell from fig. IC and an instability sensor from fig. 2c . Both elements can be replaced by the alternative implementations of fig. 1 and fig. 2 when desired. The cell is controlled by a clock and a select line. The select line controls three multiplexers and the instability sensor. One of the multiplexers is used on the falling edge of the clock signal to select between system input (sel=O) and scan input (sel=l). Another multiplexer is used on the rising edge of clock, to select between scan data (sel=O), fetched in the previous half clock cycle from system input or scan input, and instability sensor data (sel=l). The last multiplexer guards the system slave latch from clocking in new values during the period that seZ=l.
detailed description of operation
In general a test with instability detection is executed by:
-setting seZ=l; -clocking in the initial vector through the scan path; -setting sel=O for a short time while clock=C1 to make the initial vector available to the system when each data bit has arrived in it's corresponding master latch.
-clocking in the final vector in the same way; -making the final vector available to the system by setting sel=O. Now the transition runs on the path;
-setting seZ=l to reset the instability sensor;
-setting sel=O to activate the instability sensor at the time the signal should have stabilized;
-rising clock at the end of the observation time to sample the output value of the instability sensor in the slave latch that drives the scan path;
-setting sel=l and shifting out all instability sensor data through the scan path;
-sampling the value at sys-in into latch M by setting in order: clock=l , sel=O, clock=O; -setting sel=l and clocking out the steady state values of sys-in. 
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A scan cell designed around the hazard free scan cell of fig. l a can be controlled more easily because of the larger amount of control signal lines. The flow of data is however very similar to the one described above. When a delay fault test is executed this way both timing sensitive events take place locally and are controlled by the same signal edge. One event is the release of the transition. This is controlled by the falling edge of se1 and consist of transferring master data to the slave. The other event is activation of the instability sensor, also by the falling edge of sel. After activation the operation of the instability sensor is uncritical in timing. Therefore the quality of delay fault testing depends only on the quality of the se1 signal compared to the clock signal.
implementation
The complete design of the scan cell as presented in fig. 3 
